

# Automated Test-Trace Inspection for Microcontroller Binary Code

Thomas Reinbacher<sup>1</sup>, Jörg Brauer<sup>2</sup>, Daniel Schachinger<sup>1</sup>,  
Andreas Steininger<sup>1</sup>, and Stefan Kowalewski<sup>2</sup>

<sup>1</sup> Institute of Computer Engineering  
Vienna University of Technology, Austria

<sup>2</sup> Embedded Software Laboratory  
RWTH Aachen University, Germany



TECHNISCHE  
UNIVERSITÄT  
WIEN  
Vienna University of Technology



- 1 Embedded software mostly not in plain ANSI C
  - side effects, embedded assembler, direct hardware register access
- 2 Who verified your compiler?
  - GCC 4.3.5 has 8M loc (2.5M C, 1.5M C++, 1.5M Java, 60k ASM ...)
  - Good SW has about 1 error in 250 loc  $\rightarrow \frac{8M}{250} = 33k$  flaws
  - Proving correctness of the compiler is typically infeasible
  - Even translation validation is hard (and not really widespread in industry)
- 3 No source code required (closed source libraries)
- 4 Binary code is as close as possible to the actual execution

Testing is based on a **guess** & **check** paradigm


- Guess a configuration of the program's input
- Check the result of an individual test run

RV bridges the gap between rigorous software verification and dynamic testing

Intuition for our approach

- Use formal methods to derive a set of test cases (guess)
- Use RV to check validity of test cases during execution (check)

- 1 Use AI to derive an over-approximation of the reachable states
- 2 Find program locations where the specification is violated
- 3 Backward analysis derives counterexamples (test cases)
- 4 Interface a hardware unit attached to the SUT to replay a CE and automatically identify spurious warnings



Pure hardware approach [FMICS'11] for a *static* setting ✓

- 1 Non instrumenting approach
- 2 Specification in ptLTL, auto-generate observers [Havelund&Rosu; TACAS'02]
- 3 Observers are generated as VHDL entities
- 4 Logic synthesis tool translates VHDL entities into a netlist
- 5 Observer runs in parallel to microcontroller (both on FPGA)

However

- In a *dynamic* setting, specifications may change frequently
- A single run of the synthesis tool may take several minutes ☹

↪ Evaluate ptLTL formulae with a  $\mu$ CPU in SW

$\mu$ Monitor

↪ Evaluate atomic propositions in HW

atChecker


## Past time LTL

$$\psi ::= \text{true} \mid \text{false} \mid AP \mid \neg\psi \mid \psi \bullet \psi \\ \odot\psi \mid \diamond\psi \mid \square\psi \mid \psi S_s \psi \mid \psi S_w \psi$$

## Monitoring operators

$$\psi ::= \uparrow\psi \mid \downarrow\psi \mid [\psi, \psi)_s \mid [\psi, \psi)_w$$

## Approach



## Synthesize

- ① A binary program  $\Pi$  for the  $\mu$ Monitor  $\rightsquigarrow$  evaluates ptLTL
- ② A configuration  $\mathcal{C}$  for the atChecker  $\rightsquigarrow$  evaluates AP

$AP$  are a form of two-variable-per-inequality constraints



$$\alpha \cdot m_1 + \beta \cdot m_2 \bowtie C$$

where:

- $\alpha, \beta \in \{0, \pm 2^n \mid n \in \mathbb{N}\}$
- $\bowtie \in \{<, >, \leq, \geq, =, \neq\}$


$m_1, m_2$  are locations within RAM

$C \in \mathbb{Z}$  is a constant




Evaluation of TVPI constraints results in fairly efficient HW units


- Ripple carry adder: **Add**( $\langle a \rangle, \langle b \rangle, c$ )
- Subtraction of  $\langle a \rangle - \langle b \rangle$  is equivalent to **Add**( $\langle a \rangle, \langle \bar{b} \rangle, 1$ )
- Relational operators are similar
- Sensing the memory interface of the SUT (target microcontroller)



# System Overview




# System Overview




Intel MCS-51 IP Core  
runs SUT natively

# System Overview




# System Overview



FPGA: Altera Cyclone III EP3C16

Unit	LC	$f_{max}$
$\mu$ Monitor	367	145 MHz
atChecker	290	80 MHz
8051 IP-Core	4000	16 MHz



$\mu$ Monitor


- Instruction set features 16 opcodes to handle full ptLTL
- Each opcode is 3 bytes long

8051 IP-Core

- Unmodified, industrial 8051 IP-Core  
[[www.oreganosystems.at](http://www.oreganosystems.at)]

## Digital controller implementation


- Temperature control of two DC motors  $M_1$  and  $M_2$
- Motors have max operating temperature, i.e.,  $\Theta_1$  and  $\Theta_2$
- Sanity check  $|\vartheta_1 - \vartheta_2| \leq \delta_{max}$
- SUT
  - continuously reads operating temperatures, i.e.,  $\vartheta_1$  and  $\vartheta_2$
  - invokes cooling system when  $\vartheta_1 > T_{on1}$  or  $\vartheta_2 > T_{on2}$



```

1  SINT8 temp1, temp2, fanOn;
2  ...
3  void main(){
4    while(true) controlLoop();
5  }
6  void controlLoop(){
7    if ((temp1>T1)||temp2>T2){
8      fanOn = controlAlgo();
9      ...
10     setCooling(fanOn);
11   }
12   ...
13 }
14 void updateTemp(){
15   temp1 = readTemp(M1);
16   temp2 = readTemp(M2);
17 }

```



~ 250 lines of Keil  $\mu$ Vision3 C-code

$$\psi: \text{Inv}(|\vartheta_1 - \vartheta_2| \leq \Delta_{max}) \wedge \uparrow (\text{fanOn} = \#F\_ON) \Rightarrow [\vartheta_1 > T_{on1} \vee \vartheta_2 > T_{on2}; \vartheta_1 \geq \Theta_1 \vee \vartheta_2 \geq \Theta_2]_s$$

- atChecker will trace state changes of fanOn, temp1, temp2
- $\mu$ Monitor will check the validity of  $\psi$

$(p_2) \rightsquigarrow (q_2)$  ✓ is a valid wrt. to  $\psi$

$(p_1) \rightsquigarrow (q_1)$  ✗ is invalid wrt. to  $\psi$ , hence, detected by  $\mu$ Monitor

## Conclusion & Future Work

### Non-intrusive monitoring framework for ptLTL

- Atomic propositions evaluated in hardware
- Validity of ptLTL specifications determined by a  $\mu$ CPU ( $\mu$ Monitor)
- $\mu$ Monitor runs in parallel to SUT
- ptLTL specifications are synthesized into  $\mu$ Monitor programs
- SUT is an unmodified off-the-shelf IP core running the binary code under investigation

### More recent and future work

- CFG recovery a priori instead of on-the-fly (see EMSOFT'11)
- Checking real-time properties (in progress)
- Orthogonal but related future work: automatic test-case / trace generation

CEVTES  $\Leftrightarrow$  Framework for Testing / RV of Embedded Software

[<http://ti.tuwien.ac.at/ecs/research/projects/cevttes>]