

Precise Control Flow Reconstruction Using Boolean Logic

Thomas Reinbacher¹ and Jörg Brauer²

¹ Embedded Computing Systems Group
Vienna University of Technology, Austria

² Embedded Software Laboratory
RWTH Aachen University, Germany



TECHNISCHE
UNIVERSITÄT
WIEN
Vienna University of Technology



RHEINISCH-
WESTFÄLISCHE
TECHNISCHE
HOCHSCHULE
AACHEN

- ① Embedded software mostly not in plain ANSI C
 - Side effects, embedded assembler, direct hardware access
- ② No source code required (closed source libraries)
- ③ Who verified your compiler?
 - GCC 4.3.5 has 8M loc (2.5M C, 1.5M C++, 1.5M Java, 60k ASM ...)
 - Proving correctness of the compiler is very hard
 - Even translation validation is hard (and not really widespread in industry)
- ④ As close as possible to the actual execution


Big picture:

- Formal methods to derive a set of test cases (guess)
- Runtime Verification to check validity of test cases during execution (check)

CevTes Approach

- ① Use Abstract Interpretation to derive an over-approximation of the reachable states
- ② Find program locations where the specification is violated
- ③ Backward analysis derives counterexamples (test cases)
- ④ Interface a hardware unit attached to the SUT to replay a test case and automatically identify spurious warnings

Introduction
Motivation
CevTes
Problem statement
Worked Example
Block abstraction
Abstract interpreters
Range abstraction
Approach
Program Level
Idea
Algorithm sketch
Experiments
Setup
Benchmarks
Conclusion



Control Flow Graph Recovery

Introduction

Motivation

CEvTES

Problem statement

Worked Example

Block abstraction

Abstract interpreters

Range abstraction

Approach

Program Level

Idea

Algorithm sketch

Experiments

Setup

Benchmarks

Conclusion

Problem Statement

Given a binary, return its (overapproximated) Control Flow Graph

Control Flow Graph Recovery

Problem Statement

Given a binary, return its (overapproximated) Control Flow Graph



- Recovery requires invariants over registers
- A CFG is required to generate these invariants



Introduction

Motivation

CeVTES

Problem statement

Worked Example

Block abstraction

Abstract interpreters

Range abstraction

Approach

Program Level

Idea

Algorithm sketch

Experiments

Setup

Benchmarks

Conclusion

Some C-code bit-twiddling:

```
#define SWPC(a,b) (a^=b, b^=a, a^=b, a&=0xf, b&=0xf)
```

(swap the value of two variables without an auxiliary variable)


used within a switch-case statement:

```
switch (p) {  
    case 10: SWPC(x,y); break;  
    case 20: foo(x,y); break;  
    ...  
    default: bar(x,y);  
}
```

Motivating Example

Noise propagation

Compilation transforms the switch-case into a jump table:



~~ Falsely recovered jump targets generate significant noise for subsequent analyses 😊

Introduction

Motivation

CeVTES

Problem statement

Worked Example

Block abstraction

Abstract interpreters

Range abstraction

Approach

Program Level

Idea

Algorithm sketch

Experiments

Setup

Benchmarks

Conclusion

Basic Block Abstraction

- Encode instruction set as propositional logic
- Lift encoding to basic block level
- Use existential quantification to reason about input/output values

- ① Microcontroller instr. can be (precisely) encoded in prop. logic

$$\llbracket XRL \ A, B \rrbracket := \bigwedge_{i=0}^{n-1} ((a'[i] \leftrightarrow a[i] \oplus b[i]) \wedge (b'[i] \leftrightarrow b[i]))$$

$$\llbracket INC \ C \rrbracket := \bigwedge_{i=0}^{n-1} \left(c'[i] \leftrightarrow c[i] \oplus \bigwedge_{j=0}^{i-1} c[j] \right)$$

($a[i]$ is the i -th bit of vector a ; primed vectors are outputs)

- ① Microcontroller instr. can be (precisely) encoded in prop. logic

$$\llbracket XRL \ A, B \rrbracket := \bigwedge_{i=0}^{n-1} ((a'[i] \leftrightarrow a[i] \oplus b[i]) \wedge (b'[i] \leftrightarrow b[i]))$$

$$\llbracket INC \ C \rrbracket := \bigwedge_{i=0}^{n-1} \left(c'[i] \leftrightarrow c[i] \oplus \bigwedge_{j=0}^{i-1} c[j] \right)$$


($a[i]$ is the i -th bit of vector a ; primed vectors are outputs)

- ② A basic block is a straight sequence of instructions with a single entry point and a single exit point. Propositionally encode bb's:

```
(0x114) MOV A, 0x05
        (0x116) XRL A, 0x25
        (0x118) XRL 0x25, A
        (0x11a) XRL A, 0x25
        (0x11c) MOV 0x05, A
```

$$\rightsquigarrow \Phi_{bb} := \bigwedge_{i=\text{fst(bb)}}^{\text{lst(bb)}} \text{bitblast}(i)$$

- ③ Translate Φ_{bb} into CNF by Tseitin Encoding [Tseitin'70]



$\xrightarrow{\mathcal{F}} c \leftrightarrow Pre$

$\forall m \in M_{out}:$

$\phi_m = \text{proj}(\Phi_{bb} \wedge c, \text{lit}(m))$

$\xleftarrow{\mathcal{B}} c \leftrightarrow Post$

$\forall m \in M_{inp}:$

$\phi_m = \text{proj}(\Phi_{bb} \wedge c, \text{lit}(m))$

\rightsquigarrow (Existential) quantifier elimination needed to compute $\text{proj}(\Phi_{bb})$

SAT-based projection scheme [Brauer et. al; CAV'11]

- enumerate prime implicants of a quantified formula
- translate cubes into clauses to get CNF of the projection

- Infer the range of values of a n-wide bit vector
 $x = \langle x_0, \dots, x_{n-1} \rangle$ where x is constrained by a boolean formula f
- Alternate runs of over- and underapproximations
- Solving $f \wedge c$ (blocking clause $c \bigvee_{i=0}^{n-1} y_i$; put $y_i = x_i$ if $b_i = 0$ and $y_i = \neg x_i$ othw.) excludes previously found solutions
- Adoptions yield a SAT-based Value-Set abstract domain

```

while (|k| < n){
    if(SAT(f /\ !x[n-|k|-1])){
        f <- f /\ !x[n-|k|-1]
        k <- <0> :: k
    } else{
        f <- f /\ x[n-|k|-1]
        k <- <1> :: k
    }
}

```

- ① k is the minimum value of vector x in f
- ② similar for maximum use $x[n - |k| - 1]$; invert truth values prepended to k

Putting it together

C macro: `#define SWP(a,b) (a^=b,b^=a,a^=b)`

Prog Cnt	Mnemonic & Instruction
C:0x0100	E505 MOV A, 0x05
C:0x0102	6525 XRL A, 0x25
C:0x0104	6225 XRL 0x25, A
C:0x0106	6525 XRL A, 0x25
C:0x0108	F505 MOV 0x05, A

- ① Bitblast $\{\phi_{0x0100}, \phi_{0x0102}, \phi_{0x0104}, \phi_{0x0106}, \phi_{0x0108}\}$
- ② Tseitin $\{\phi'_{0x0100}, \phi'_{0x0102}, \phi'_{0x0104}, \phi'_{0x0106}, \phi'_{0x0108}\}$
- ③ Basic Block encoding $\Phi_{bb} := \bigwedge_{i=\text{fst(bb)}}^{\text{lst(bb)}} \text{bitblast}(i)$
- ④ Determine output registers/bits $\overrightarrow{\mathcal{F}}$
- ⑤ Determine input registers/bits $\overleftarrow{\mathcal{B}}$

Introduction
Motivation
CevTES
Problem statement
Worked Example
Block abstraction
Abstract interpreters
Range abstraction
Approach
Program Level
Idea
Algorithm sketch
Experiments
Setup
Benchmarks
Conclusion

Introduction

Motivation

CEvTES

Problem statement

Worked Example

Block abstraction

Abstract interpreters

Range abstraction

Approach

Program Level

Idea


Algorithm sketch

Experiments

Setup

Benchmarks

Conclusion



Introduction

Motivation

CeVTeS

Problem statement

Worked Example

Block abstraction

Abstract interpreters

Range abstraction

Approach

Program Level

Idea



Algorithm sketch

Experiments

Setup

Benchmarks

Conclusion



Program Level Abstraction

Preprocessing

- Sweep linear disassembly of the hex file
- Stop when iJmp instruction is detected
- Analyse program fragment, abstract targets and restart

Alternating $\overrightarrow{\mathcal{F}}$ and $\overleftarrow{\mathcal{B}}$ abstract interpretation

Result for the analysis are value-sets (or intervals) for all memory locations


- e.g., for the MCS-51 architecture: DPL and DPH

Depth bounded backtracking on conditional branches


- Invariant refinement

Algorithm

Worked example




- ① Use $\overrightarrow{\mathcal{F}}$ to derive a postcondition $\psi_{\text{post}}(V_{\text{out}})$ for initial block b



Algorithm


Naive propagation



- ① Use $\vec{\mathcal{F}}$ to derive a postcondition $\psi_{\text{post}}(V_{\text{out}})$ for initial block b
- ② $\forall b_{\text{succ}} \in \text{succ}(b)$
 - If the edge does not impose any constraints then join the precondition $\psi_{\text{pre}}^{\text{succ}}(V_{\text{in}})$ of b_{succ} with the postcondition $\psi_{\text{post}}(V_{\text{out}})$ of b ; repeat step 2 with the next successor
 - Else continue with backtracking at step 3 and set $i = k$

Algorithm

Naive propagation



① Use $\overrightarrow{\mathcal{F}}$ to derive a postcondition $\psi_{\text{post}}(V_{\text{out}})$ for initial block b

② $\forall b_{\text{succ}} \in \text{succ}(b)$


- If the edge does not impose any constraints then join the precondition $\psi_{\text{pre}}^{\text{succ}}(V_{\text{in}})$ of b_{succ} with the postcondition $\psi_{\text{post}}(V_{\text{out}})$ of b ; repeat step 2 with the next successor
- Else continue with backtracking at step 3 and set $i = k$

③ Backtracking

- Rename the edge constraint to range over variables in V_{out} ; denote the resulting constraint by σ and put $\xi = \phi_b(T) \wedge \sigma$
- Apply $\overleftarrow{\mathcal{B}}$ to b , derive $\eta(V_{\text{in}}) = \overleftarrow{\mathcal{B}}(\xi, \psi_{\text{post}}^b(V_{\text{out}}))$
- Refine the precondition of b by computing the intersection of value set $\psi'_{\text{pre}}^b(V_{\text{in}}) = \psi_{\text{pre}}^b(V_{\text{in}}) \sqcap \eta(V_{\text{in}})$
- Dec. i ; If i is pos and $|\text{pred}(b)| = 1$ do step 3 for $\text{pred}(b)$; else 4


Algorithm

$\leftarrow \beta$ refinement



Algorithm

$\leftarrow \mathcal{B}$ refinement



① Use $\overrightarrow{\mathcal{F}}$ to derive a postcondition $\psi_{\text{post}}(V_{\text{out}})$ for initial block b

② $\forall b_{\text{succ}} \in \text{succ}(b)$


- If the edge does not impose any constraints then join the precondition $\psi_{\text{pre}}^{\text{succ}}(V_{\text{in}})$ of b_{succ} with the postcondition $\psi_{\text{post}}(V_{\text{out}})$ of b ; repeat step 2 with the next successor
- Else continue with backtracking at step 3 and set $i = k$

③ Backtracking

- Rename the edge constraint to range over variables in V_{out} ; denote the resulting constraint by σ and put $\xi = \phi_b(T) \wedge \sigma$
- Apply $\overleftarrow{\mathcal{B}}$ to b , derive $\eta(V_{\text{in}}) = \overleftarrow{\mathcal{B}}(\xi, \psi_{\text{post}}^b(V_{\text{out}}))$
- Refine the precondition of b by computing the intersection of value set $\psi'_{\text{pre}}^b(V_{\text{in}}) = \psi_{\text{pre}}^b(V_{\text{in}}) \sqcap \eta(V_{\text{in}})$
- Dec. i ; If i is pos and $|\text{pred}(b)| = 1$ do step 3 for $\text{pred}(b)$; else 4


Algorithm

\mathcal{B} refinement (intersection)



Algorithm

β refinement (intersection result)




- ① Use $\xrightarrow{\mathcal{F}}$ to derive a postcondition $\psi_{\text{post}}(V_{\text{out}})$ for initial block b
- ② $\forall b_{\text{succ}} \in \text{succ}(b)$
 - If the edge does not impose any constraints then join the precondition $\psi_{\text{pre}}^{\text{succ}}(V_{\text{in}})$ of b_{succ} with the postcondition $\psi_{\text{post}}(V_{\text{out}})$ of b ; repeat step 2 with the next successor
 - Else continue with backtracking at step 3 and set $i = k$
- ③ Backtracking
 - Rename the edge constraint to range over variables in V_{out} ; denote the resulting constraint by σ and put $\xi = \phi_b(T) \wedge \sigma$
 - Apply $\xleftarrow{\mathcal{B}}$ to b , derive $\eta(V_{\text{in}}) = \xleftarrow{\mathcal{B}}(\xi, \psi_{\text{post}}^b(V_{\text{out}}))$
 - Refine the precondition of b by computing the intersection of value set $\psi_{\text{pre}}'^b(V_{\text{in}}) = \psi_{\text{pre}}^b(V_{\text{in}}) \sqcap \eta(V_{\text{in}})$
 - Dec. i ; If i is pos and $|\text{pred}(b)| = 1$ do step 3 for $\text{pred}(b)$; else 4

- ④ Forward Refinement
 - Derive $\psi_{\text{post}}'^b(V_{\text{out}}) = \xrightarrow{\mathcal{F}}(\phi_b(T), \psi_{\text{pre}}'^b(V_{\text{in}}))$
 - Increment i . If $i < k$ then set b to $\text{succ}(b)$ and repeat step 4, otherwise continue at step 5
- ⑤ Join refined precondition
 - Rename $\psi_{\text{post}}'^b(V_{\text{out}})$ to range over inputs V_{in} ; denote by σ'
 - Set $\psi_{\text{pre}}^{\text{succ}}(V_{\text{in}}) = \sigma' \sqcup \psi_{\text{pre}}^{\text{succ}}(V_{\text{in}})$; Continue with next succ in 2


Algorithm

$\not\models$ refinement



Algorithm

$\not\models$ refinement



Experiments

Implementation

- Integrated into the [MC]SQUARE binary code verification framework
- Using the SAT4J SAT solver
- Running on an Intel Core i5 CPU with 4 GB of RAM

Benchmark sets

- ① Based on *Arrays of Pointers to Functions* article [N. Jones, Embedded Systems Programming Magazine'99]
 - Single Row Input, Keypad, Communication Link, Task Scheduler
- ② Non trivial switch-case statements
 - Single switch-case, Emergency stop [PLC Open Spec]

Two different embedded compilers

- KEIL μ VISION 3 v3.23
- SDCC v3.0.0

Introduction
Motivation
CevTES
Problem statement
Worked Example
Block abstraction
Abstract interpreters
Range abstraction
Approach
Program Level
Idea
Algorithm sketch
Experiments
Setup
Benchmarks
Conclusion

Experiments

benchmarks

Introduction

Motivation

CEvTES

Problem statement

Worked Example

Block abstraction

Abstract interpreters

Range abstraction

Approach

Program Level

Idea

Algorithm sketch

Experiments

Setup

Benchmarks

Conclusion

Binary Program					$\xrightarrow{\mathcal{F}}$ interpreter			$\xrightarrow{\mathcal{F}}/\xleftarrow{\mathcal{B}}$ interpreter				
Name	C	loc_C	$instr_B$	JT	RT	FT	Time	RS	k	RT	FT	Time
Single Row	K	80	67	6	2401	2395	2.6	2	2	6	—	3.32
	S		52		460	454	2.4	2	2	6	—	2.0
Keypad	K	113	113	9	3844	3835	3.49	4	2	9	—	4.33
	S		80		1508	1499	3.08	4	2	9	—	2.57
Comm Link	K	111	164	8	6889	6881	4.56	2	2	8	—	4.37
	S		118		84	76	3.38	2	2	8	—	4.29
Scheduler	K	81	105	5	>1000	>995	>5m	17	2	5	—	14.03
	S		97					23	2	5	—	10.23
Switch Case	K	82	166	19	>5000	>4981	>5m	94	2	19	—	17.49
	S		180		3304	3285	2.31	6	2	38	19	2.6
Emergency	K	138	150	9	768	759	2.8	2	2	9	—	2.6
	S		141		256	247	2.9	2	2	9	—	3.1

loc_C ... Lines of C code

FT ... Num of recovered false targets

$instr_B$... Num of assembly instructions

RS ... Num of refinement steps

JT ... Num of jump targets

k ... Backtracking depth

RT ... Num of recovered targets

Time ... Analysis time in seconds

- Pure $\xrightarrow{\mathcal{F}}$ analysis insufficient for recovering iJump targets
- Interleaved $\xrightarrow{\mathcal{F}}/\xleftarrow{\mathcal{B}}$ analysis greatly eliminates spurious targets

Conclusion & Future work

Precise control-flow graph recovery for microcontroller binary code

- Expressing the concrete semantics of a program as propositional boolean formulae
- Alternating runs of forward and backward analysis are useful to soundly recover control flow in the Value-Set abstract domain
- Same encoding for forward and backward interpretation
- No difficult to design backward interpreters
- Benefits from the progress of cutting-edge SAT solvers

Introduction

Motivation

CeVTES

Problem statement

Worked Example

Block abstraction

Abstract interpreters

Range abstraction

Approach

Program Level

Idea

Algorithm sketch

Experiments

Setup

Benchmarks

Conclusion

Conclusion & Future work

Precise control-flow graph recovery for microcontroller binary code

- Expressing the concrete semantics of a program as propositional boolean formulae
- Alternating runs of forward and backward analysis are useful to soundly recover control flow in the Value-Set abstract domain
- Same encoding for forward and backward interpretation
- No difficult to design backward interpreters
- Benefits from the progress of cutting-edge SAT solvers

More recent and future work

- Generic assembly model (ARM, AVR, C167, ...)
- Automatic test-case generation, combine with runtime verification

Introduction

Motivation

CEVTES

Problem statement

Worked Example

Block abstraction

Abstract interpreters

Range abstraction

Approach

Program Level

Idea

Algorithm sketch

Experiments

Setup

Benchmarks

Conclusion

CEVTES \Leftrightarrow Framework for Testing / RV of Embedded Software

[<http://ti.tuwien.ac.at/ecs/research/projects/cevtes>]

Thank you...



Introduction

Motivation

CEvTES

Problem statement

Worked Example

Block abstraction

Abstract interpreters

Range abstraction

Approach

Program Level

Idea

Algorithm sketch

Experiments

Setup

Benchmarks

Conclusion